DSpace JSPUI
DSpace preserves and enables easy and open access to all types of digital content including text, images, moving images, mpegs and data sets
Learn More
Please use this identifier to cite or link to this item:
https://dspace.univ-ouargla.dz/jspui/handle/123456789/31646Full metadata record
| DC Field | Value | Language |
|---|---|---|
| dc.contributor.advisor | BOUZIDI Mansour | - |
| dc.contributor.author | CHERRAD, AL-Hachani | - |
| dc.contributor.author | CHEBBOUB, Ayoub | - |
| dc.date.accessioned | 2022-12-26T09:12:36Z | - |
| dc.date.available | 2022-12-26T09:12:36Z | - |
| dc.date.issued | 2022 | - |
| dc.identifier.uri | https://dspace.univ-ouargla.dz/jspui/handle/123456789/31646 | - |
| dc.language.iso | en | en_US |
| dc.publisher | UNIVERSITY OF OUARGLA | en_US |
| dc.title | design and implementation of inverter based on FPGA | en_US |
| dc.type | Thesis | en_US |
| Appears in Collections: | Département d'Electronique et des Télécommunications - Master | |
Files in This Item:
| File | Description | Size | Format | |
|---|---|---|---|---|
| CHERRAD-CHEBBOUB.pdf | Electronics Embedded systems | 7,79 MB | Adobe PDF | View/Open |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.