Please use this identifier to cite or link to this item: https://dspace.univ-ouargla.dz/jspui/handle/123456789/18291
Full metadata record
DC FieldValueLanguage
dc.contributor.authorMohamed, CHELIGHEM-
dc.contributor.authorAbd Elhakim Yakoub, CHAHED-
dc.contributor.authorMansour, BOUZIDI-
dc.date.accessioned2018-07-01T09:49:07Z-
dc.date.available2018-07-01T09:49:07Z-
dc.date.issued2018-07-01-
dc.identifier.urihttp://dspace.univ-ouargla.dz/jspui/handle/123456789/18291-
dc.descriptionUNIVERSITÉ KASDI MERBAH DE OUARGLA FACULTÉ DES NOUVELLES TECHNOLOGIES DE L’INFORMATION ET DE LA COMMUNICATION DÉPARTEMENT D’ÉLECTRONIQUE ET DES TÉLÉCOMMUNICATIONS FILIÈRE: ELECTRONIQUE SPÉCIALITÉ: ELECTRONIQUE ET SYSTEM EMBARQUÉSen_US
dc.description.abstractIn inverter applications requiring medium to high power, the three-level diode clamped topology is a suitable way to achieve an enhanced quality of the output voltages and currents. This work presents an FPGA based implementation of space vector vector modulation for three-level diode clamped inverter. The three-level inverter using SVM control has superior performance though bringing about much computational complexity. Therefore, the XILINX Zynq 7000 FPGA-based implementation could solve this problem well.en_US
dc.language.isoenen_US
dc.titleFPGA-based design and implementation of space vector modulation for three-phase three-level diode clamed inverteren_US
dc.typeOtheren_US
Appears in Collections:Département d'Electronique et des Télécommunications - Master

Files in This Item:
File Description SizeFormat 
CHELIGHEM,CHAHED.pdf798,31 kBAdobe PDFView/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.